Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	2376	((703/15) or (703/16) or (703/2) or (714/724) or (714/741)).CCLS.	USPAT	OR	OFF	2004/11/12 17:01
L2	508	1 and ADD	USPAT	OR	OFF	2004/11/12 17:01
L3	86	2 and FALSE and TRUE	USPAT	OR	OFF	2004/11/12 17:01
L4	1	3 and ADN	USPAT	OR	OFF	2004/11/12 17:02

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	107	(703/18).CCLS.	USPAT	OR	OFF	2004/11/12 17:44
L2	22	1 and ADD	USPAT	OR	OFF	2004/11/12 17:44

Your search matched **0** of **1091947** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or entering a new one in the text box.

assignment <and> decision <and> (diagram <or> diagr

Search

diagrams) <and>
TRUE <and> FALSE

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

---

Results:
No documents matched your query.

Terms used **Assignment Decision Diagram true false**

Found **4** of **145,831**

Sort results by: relevance

Display results: expanded form

Save results to a Binder

Search Tips

Open results in a new window

Try an Advanced Search

Try this search in The ACM Guide

Results 1 - 4 of 4

Relevance scale

1 High-level transformations for minimizing syntactic variances

Viraphol Chaiyakul, Daniel D. Gajski, Loganath Ramachandran

July 1993 **Proceedings of the 30th international conference on Design automation**

Full text available: pdf(714.60 KB) Additional Information: full citation, references, citings, index terms

2 An integrated approach to accelerate data and predicate computations in hyperblocks

Alexandre Eichenberger, Waleed Meleis, Suman Maradani

December 2000 **Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture**

Full text available: pdf(136.39 KB) ps(982.49 KB) Additional Information: full citation, references, citings, index terms

Publisher Site

3 Moving towards more effective validation: Deriving a simulation input generator and a coverage metric from a formal specification

Kanna Shimizu, David L. Dill

June 2002 **Proceedings of the 39th conference on Design automation**

Full text available: pdf(91.52 KB) Additional Information: full citation, abstract, references, citings, index terms

This paper presents novel uses of functional interface specifications for verifying RTL designs. We demonstrate how a simulation environment, a correctness checker, and a functional coverage metric are all created automatically from a single specification. Additionally, the process exploits the structure of a specification written with simple style rules. The methodology was used to verify a large-scale I/O design from the Stanford FLASH project.

Keywords: BDD minimization, coverage, input generation, testbench

4 Accurate and efficient predicate analysis with binary decision diagrams

John W. Sias, Wen-Mei W. Hwu, David I. August

December 2000 **Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture**

Full text available: pdf(336.92 KB) ps(6.25 MB) Additional Information: full citation, references, citings, index terms

Publisher Site

Web

Results 1 - 10 of about 39 for "Assignment Decision Diagram". (0.56 seconds)

Automatic test pattern generation for functional RTL circuits ...
... To do this we utilize a data structure named **assignment decision diagram** which has been proposed previously in the field of high level synthesis. ...
portal.acm.org/ citation.cfm?id=337309&jmp=references&dl=GUIDE&dl=ACM&CFID=11111111&CF... - Supplemental Result - Similar pages

IEEE Xplore: Automatic test pattern generation for functional ...
... In order to do this, we utilize a data structure named **assignment decision diagram** that has been proposed previously in the field of high-level synthesis. ...
ieeexplore.ieee.org/xpl/abs_free.jsp?arNumber=913758 - Supplemental Result - Similar pages

Citations: The Value Trace : a data base for automated digital ...
... of Electrical Engineering, Carnegie-Mellon University, December 1978. **Assignment Decision Diagram** for High-Level Synthesis - Chaiyakul, Gajski (1992) (Correct). ...
citeseer.ist.psu.edu/context/316876/0 - 18k - Supplemental Result - Cached - Similar pages

Citations: Introduction to Chip and System Design - Gajski, Dutt ...
... Kluwer Academic Publishers, 1992. **Assignment Decision Diagram** for High-Level Synthesis - Chaiyakul, Gajski (1992) Self-citation (Gajski Synthesis) (Correct). ...
citeseer.ist.psu.edu/context/493031/0 - 12k - Supplemental Result - Cached - Similar pages
[More results from citeseer.ist.psu.edu]

[PDF] Automatic Test Pattern Generation for Functional RTL Circuits ...
File Format: PDF/Adobe Acrobat - View as HTML
... reset. The algorithm first converts the HDL description into a graph- like structure called an **assignment decision diagram** (ADD). ...
www.sigda.org/Archives/ProceedingArchives/ Dac/Dac2000/papers/2000/dac00/pdffiles/03_1.pdf - Similar pages

[PDF] Efficient Sequential ATPG for Functional RTL Circuits
File Format: PDF/Adobe Acrobat - View as HTML
... E2 if E1 then T T STATE := S0; if E2 then else VHDL Expression: if (RESET = '0') then STATE := S0; CTL1 CTL2 Figure 1. **Assignment Decision Diagram** 2.2. ...
itcprogramdev.org/itc2003proc/Papers/PDFs/0011_3c.pdf - Similar pages

Arjun K Majumdar E-mail: majumdar_arjun@yahoo.com Experience ...
KT.Cheng) April,2001-June,2002 * Development of coverage metric for property checking using **Assignment Decision Diagram** Teaching Assistant Sep,2000 - Mar.2001 ...
cadlab.ece.ucsb.edu/~arjun/resume.txt - 4k - Cached - Similar pages

UCI Cadlab Technical Reports
... Viraphol Chaiyakul and Daniel D. Gajski, "**Assignment Decision Diagram** for High-Level Synthesis," UC Irvine, Technical Report ICS-TR-92-103, December 1992, 51 ...
www.ics.uci.edu/~cad/publications/tech-reports/ - 40k - Cached - Similar pages

Evolutionary Algorithms for Embedded System Design - Genetic ...
... Algorithms 110 (17) Models 110 (1) Conjunctive Normal Form (CNF) 111 (1) Binary Decision Diagrams (BDDs) 111 (1) **Assignment Decision Diagram** (ADD) 111 (2 ...
bookweb.kinokuniya.co.jp/guest/ cgi-bin/booksea.cgi?ISBN=1402072767 - 20k - Supplemental Result - Cached - Similar pages

C棟C402教室
... C-12-2, **Assignment Decision Diagram**を用いたRTL回路の故障診断
◎二階堂正人・ 船津幸永 (NECエレクトロニクス) . ...
www.ieice.org/jpn/event/program/ 2003G/html/outline/floor/c/c_402.html - 24k - Cached - Similar pages